Net. FPGA : Cambridge Spring School Presented by: Andrew W. Moore and David Miller (University of Cambridge) Martin Žádník (Brno University of Technology) Nadi Sarrar (TU-Berlin/T-Labs) Cambridge, UK – March 15 -19, 2010 http: //Net. FPGA. org Net. FPGA Cambridge Spring School 15 -19 Mar 2010 1
Welcome Please organize into teams 2 or 3 People/computer Wireless network for Cambridge Guests SSID : as written on whiteboard (wired connections also available) The Net. FPGA machines Username: root Password: on whiteboard Net. FPGA homepage http: //Net. FPGA. org Net. FPGA Cambridge Spring School 15 -19 Mar 2010 2
Spring School Schedule Day 1 – Monday 15 th March, 2010 Day 3 – Wednesday 17 th March, 2010 9: 00 – 10: 30 Session I 8: 30 – 9: 30 Group discussion Introduction, background, Stanford Reference Projects ideas Router Scope of work that can be accomplished in 2 -3 days 11: 00 – 12: 30 Session II Team up for Projects Research with the Net. FPGA, Enhanced Project leaders will describe projects Reference Router Group will provide feedback on the scope 13: 45 – 15: 15 Session III Be sure to have one hardware designer per team Life of a Packet, Datapath, Extending the 16: 00 – 17: 30 Example Hardware Designs Router – an example Background and review of block diagrams 15: 45 – 17: 00 Session IV Show design running on nf-test machines including Further hardware platforms, Net. FPGA in a demonstration of running code research and teaching, group discussion Discuss relevant Verilog Code 18: 00 Punt trip – weather dependent 19: 30 Dinner – India House Day 2 – Tuesday 16 th March, 2010 Day 4 – Thursday 18 th March, 2010 9: 00 – 17: 30 Work on Projects Net. FPGA users available for Questions and Answers 9: 00 – 10: 30 Session V Day 5 – Friday 19 th March, 2010 Openflow on Net. FPGA 11: 00 – 12: 30 Session VI 9: 00 – 15: 15 Complete Projects Introducing Module development in the Net. FPGA, Implement an example module 15: 45 – 17: 30 Final Session 13: 45 – 15: 15 Session VII 10 -minute project presentations. Implement verification test Live demonstrations (for use against the Model. Sim simulator) Award prizes to winning projects 15: 45 – 17: 00 Session VIII Implement hardware regression test allowing Group Dinner at 7 A Jesus Lane mechanised testing of your new module Net. FPGA Cambridge Spring School 15 -19 Mar 2010 3
Day 1: Tutorial Outline • Background – Introduction – Basics of an IP Router – The Net. FPGA Platform • The Stanford Base Reference Router – – • Demo 1: Reference Router running on the Net. FPGA Inside the Net. FPGA hardware (Andrew) Breakneck introduction to FPGAs and Verilog Exercise 1: Build your own Reference Router The Enhanced Reference Router – Motivation: Understanding buffer size requirements in a router – Demo 2: Observing and controlling the queue size – Exercise 2: Enhancing the Reference Router • The Life of a Packet Through the Net. FPGA – Hardware Datapath – Interface to software: Exceptions and Host I/O – Exercise 3: Drop 1 in N Packets • Concluding Remarks – Additional Hardware Platforms – Using Net. FPGA for research and teaching – Group Discussion Net. FPGA Cambridge Spring School 15 -19 Mar 2010 4
What is the Net. FPGA? Networking Software running on a standard PC CPU Memory PCI A hardware accelerator built with Field Programmable Gate Array driving Gigabit network links PC with Net. FPGA 1 GE 1 GE Memory 1 GE Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Net. FPGA Board 5
Who, How, Why Who uses the Net. FPGA? – – – Teachers Students Researchers How do they use the Net. FPGA? – – To run the Router Kit To build modular reference designs • • • IPv 4 router 4 -port NIC Ethernet switch, … Why do they use the Net. FPGA? – – To measure performance of Internet systems To prototype new networking systems Net. FPGA Cambridge Spring School 15 -19 Mar 2010 6
1 e# g sa U Running the Router Kit User-space development, 4 x 1 GE line-rate forwarding OSPF CPU BGP Memory My Protocol user kernel Routing Table PCI “Mirror” Fwding Table Packet Buffer FPGA IPv 4 Router Memory 1 GE 1 GE Net. FPGA Cambridge Spring School 15 -19 Mar 2010 7
2 e# g sa U Enhancing Modular Reference Designs PW-OSPF CPU Memory Java GUI Front Panel (Extensible) PCI Net. FPGA Driver 1 GE FPGA 1 GE Memory Verilog EDA Tools (Xilinx, Mentor, etc. ) 1 GE L 3 Parse L 2 Parse 1. Design 2. Simulate 1 GE 3. Synthesize In Q 4. Download Mgmt 1 GE IP Lookup My Block Out Q Mgmt 1 GE Verilog modules interconnected by FIFO interfaces Net. FPGA Cambridge Spring School 15 -19 Mar 2010 8
3 e# g sa U Creating new systems CPU Verilog EDA Tools (Xilinx, Mentor, etc. ) Memory 1. Design Net. FPGA Driver 2. Simulate 3. Synthesize 4. Download PCI 1 GE FPGA 1 GE My Design 1 GE Memory 1 GE 1 GE (1 GE MAC is soft/replaceable) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 9 1 GE
Basic Operation of an IP Router R 3 R 1 A R 4 D B E D C R 2 Destination Next Hop D R 3 F F R 3 E R 5 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 10
What does a router do? R 3 R 1 A 1 R 4 4 16 Ver HLen T. Service 20 bytes B C TTL 32 Total Packet Length Flags Fragment Offset Fragment ID D Protocol Destination Next Destination Address Hop D R 3 Options (if any) F Data E Header Checksum R 2 Source Address E D R 5 R 3 R 5 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 11 F
What does a router do? R 3 A R 1 R 4 D B C E R 2 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 R 5 F 12
Basic Components of an IP Router Routing Protocols Routing Table Software Management & CLI Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Hardware Forwarding Switching Table Control Plane Datapath per-packet processing 13
Per-packet processing in an IP Router 1. Accept packet arriving on an incoming link. 2. Lookup packet destination address in the forwarding table to identify outgoing port(s). 3. Manipulate IP header: e. g. , decrement TTL, update header checksum. 5. Buffer packet in the output queue. 6. Transmit packet onto outgoing link. Net. FPGA Cambridge Spring School 15 -19 Mar 2010 14
Generic Datapath Architecture Header Processing Data Hdr Lookup Update IP Address Header IP Address Queue Packet Next Hop Forwarding Table Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Buffer Memory 15 Data Hdr
CIDR and Longest Prefix Matches v v The IP address space is broken into line segments. Each line segment is described by a prefix. A prefix is of the form x/y where x indicates the prefix of all addresses in the line segment, and y indicates the length of the segment. e. g. The prefix 128. 9/16 represents the line segment containing addresses in the range: 128. 9. 0. 0 … 128. 9. 255. 128. 9. 0. 0 65/8 0 142. 12/19 128. 9/16 232 -1 216 128. 9. 16. 14 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 16
Classless Interdomain Routing (CIDR) 128. 9. 19/24 128. 9. 25/24 128. 9. 16/20 128. 9. 176/20 128. 9/16 0 232 -1 128. 9. 16. 14 Most specific route = “longest matching prefix” Net. FPGA Cambridge Spring School 15 -19 Mar 2010 17
Techniques for LPM in hardware • Linear search – Slow • Direct lookup – Currently requires too much memory – Updating a prefix leads to many changes • Tries – Deterministic lookup time – Easily pipelined but require multiple memories/references • TCAM (Ternary CAM) – Simple and widely used but have lower density than RAM and need more power – Gradually being replaced by algorithmic methods Net. FPGA Cambridge Spring School 15 -19 Mar 2010 18
An IP Router on Net. FPGA Exception Processing Routing Protocols Routing Table Hardware Forwarding Switching Table Software Management & CLI Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Linux user-level processes Verilog on Net. FPGA PCI board 19
Net. FPGA Router Function – 4 Gigabit Ethernet ports Fully programmable – FPGA hardware Low cost Open-source FPGA hardware – Verilog base design Open-souce Software – Drivers in C and C++ Net. FPGA Cambridge Spring School 15 -19 Mar 2010 20
Net. FPGA v 2 Platform Major Components – Interfaces • 4 Gigabit Ethernet Ports • PCI Host Interface – Memories • 36 Mbits Static RAM • 512 Mbits DDR 2 Dynamic RAM – FPGA Resources • Block RAMs • Configurable Logic Block (CLBs) • Memory Mapped Registers Net. FPGA Cambridge Spring School 15 -19 Mar 2010 21
Net. FPGA System CAD Tools Monitor Software Web & Video Server Browser & Video Client User Space Linux Kernel Packet Forwarding Table PCI-e VI VI NIC Net. FPGA Router Hardware GE Net. FPGA Cambridge Spring School 15 -19 Mar 2010 GE GE GE (nf 2 c 0. . 3) (eth 1. . 2) 22
Net. FPGA v 2 Hardware Components • Xilinx Virtex-2 Pro FPGA for User Logic • Xilinx Spartan for PCI Host Interface • Cypress: 2 * 2. 25 MB ZBT SRAM • Micron: 64 MB DDR 2 DRAM • Broadcom: PHY for 4 Gigabit Ethernet ports Net. FPGA Cambridge Spring School 15 -19 Mar 2010 23
Net. FPGA System Components • Network Ports – Host PCI-express NIC • Dual Gigabit Ethernet ports on PCI-express card – Net. FPGA • Quad Gigabit Ethernet ports on Net. FPGA PCI card • Motherboard – Standard AMD or Intel-based x 86 computer with PCI and PCI-express slots • Processor – Dual or Quad-Core CPU • Operating System – Linux Cent. OS 5. 2 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 24
Net. FPGA Cube Systems • PCs assembled from parts – Stanford University – Cambridge University • Pre-built systems available – Accent Technology Inc. • Details are in the Guide http: //netfpga. org/static/guide. html Net. FPGA Cambridge Spring School 15 -19 Mar 2010 25
Rackmount Net. FPGA Servers Net. FPGA inserts in PCI or PCI-X slot 2 U Server (Dell 2950) 1 U Server (Accent Technology Inc. ) Thanks: Brian Cashman for providing machine Net. FPGA Cambridge Spring School 15 -19 Mar 2010 26
Stanford Net. FPGA Cluster Statistics • Rack of 40 • 1 U PCs with Net. FPGAs • • Net. FPGA Cambridge Spring School 15 -19 Mar 2010 27 Manged • Power • Console • LANs Provides 4*40=160 Gbps of full line-rate processing bandwidth
Net. FPGA Lab Setup Server PCI-e Client CPU x 2 CAD Tools eth 1 : Local Client & Server GE eth 2 : Server for Neighbor GE Net-FPGA PCI Net. FPGA Control SW Dual NIC (eth 1. . 2) GE nf 2 c 3 : Ring - Left GE nf 2 c 2 : Local Host GE nf 2 c 1 : Neighbor GE nf 2 c 0 : Ring - Right Internet Router Hardware Net. FPGA Cambridge Spring School 15 -19 Mar 2010 28
Net. FPGA Hardware Set for Demo #1 PCI-e Video Server NIC GE Net-FPGA GE CPU x 2 PCI Server delivers streaming HD video through a chain of Net. FPGA Routers GE Internet Router Hardware GE GE GE Net-FPGA GE Internet Router Hardware GE GE PCI-e GE GE Net-FPGA GE CPU x 2 PCI Video Display NIC GE CAD Tools Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Internet Router Hardware GE GE GE 29 …
Cable Configuration in the Lab • Net. FPGA Gigabit Ethernet Interfaces – – nf 2 c 3 : Left neighbor in network (green) nf 2 c 2 : Local host interface (red) nf 2 c 1 : Routes for adjacent server (blue) nf 2 c 0 : Right neighbor in network (green) • Host Ethernet Interfaces nf 2 c – eth 1 : Local host interface (red) – eth 2 : Server for neighbor (blue) eth 1 2 3 2 1 0 1 2 3 2 1 0 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 1 2 3 2 1 0 1 2 30 3 2 1 0 1 2 3 2 1 0
Demo 1 Reference Router running on the Net. FPGA Cambridge Spring School 15 -19 Mar 2010 31
1 o m De Setup for the Reference Router Video Server Each Net. FPGA card has four ports Net. FPGA Port 2 connected to Client / Server Ports 0 and 3 connected to adjacent Net. FPGA cards Video Client Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Net. FPGA 32
1 o m De Topology of Net. FPGA Routers Video Server HD Display Net. FPGA Cambridge Spring School 15 -19 Mar 2010 33
De m o 1 Subnet Configuration . 1. 1 . 4. 1 . 10. 1 . 13. 1 . 4. 2 . 1. 2 . 7. 1. 7. 2 . 10. 2 . 13. 2 . 3. 1. 2. 1 . 6. 2. 3. 2 . 30. 2 . 5. 1 . 30. 1. 29. 1 . 6. 1 . 9. 2. 8. 1 . 26. 1. 27. 2 . 28. 2. 28. 1 Video Server . 9. 1 . 11. 1 . 12. 1 . 23. 1. 24. 2 . 27. 1 . 12. 2 . 25. 2. 25. 1 . 24. 1 . 22. 2 . 14. 1 . 22. 1 Shortest Path Net. FPGA Cambridge Spring School 15 -19 Mar 2010 . 20. 1. 21. 1 . 16. 2. 15. 2 . 18. 2. 21. 2 . 16. 1 . 19. 2. 19. 1 Video Client 34 . 15. 1 . 18. 1 . 17. 1
De m o 1 Cable Configuration for Demo 1 • Net. FPGA Gigabit Ethernet Interfaces – nf 2 c 3 : Left neighbor in network (green) – nf 2 c 2 : Local host interface (red) – nf 2 c 0 : Right neighbor in network (green) • Host Ethernet Interfaces nf 2 c – eth 1 : Local host interface (red) eth 1 2 3 2 1 0 1 2 eth 3 2 1 0 1 2 eth Net. FPGA Cambridge Spring School 15 -19 Mar 2010 3 2 1 0 1 2 eth 3 2 1 0 35 1 2 eth 3 2 1 0
1 o m De Working IP Router • Objectives – Become familiar with Stanford Reference Router – Observe PW-OSPF re-routing traffic around a failure Net. FPGA Cambridge Spring School 15 -19 Mar 2010 36
De m o 1 Streaming Video through the Net. FPGA • Video server – Source files /var/www/html/video – Network URL : http: //192. 168. Net. Host/video • Video client – Windows Media Player – Linux mplayer • Video traffic – – MPEG 2 HDTV (35 Mbps) MPEG 2 TV (9 Mbps) DVI (3 Mbps) WMF (1. 7 Mbps) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 37
Demo 1 Physical Configuration Key: eth 1 of Host PC 192. 168. X. Y Any PC can stream traffic through multiple Net. FPGA routers in the ring topology to any other PC To stream mplayer video from server 4. 1, type: . /mp 192. 168. 4. 1 Net. FPGA Router # 7 192. 168. 24. * 8 192. 168. 27. * 9 192. 168. 30. * 0 19. 1 22. 1 25. 1 28. 1 16. 1 13. 1 10. 1 7. 1 4. 1 5 1192. 168. 15. * 4 192. 168. 12. * 3 192. 168. 9. * Net. FPGA Cambridge Spring School 15 -19 Mar 2010 2 192. 168. 6. * 38 1 192. 168. 3. * 192. 168. 18. * 6 192. 168. 21. *
1 De m o Step 1 – Observe the Routing Tables The router is already configured and running on your machines The routing table has converged to the routing decisions with minimum number of hops Next, break a link … Net. FPGA Cambridge Spring School 15 -19 Mar 2010 39
1 o m De Step 2 - Dynamic Re-routing Break the link between video server and video client Routers re-route traffic around the broken link and video continues playing . 1. 1 . 4. 1 . 1. 2 . 7. 1 . 4. 2 . 7. 2 . 3. 1. 2. 1 . 30. 2 . 3. 2 . 5. 1 . 8. 1 . 26. 1 . 27. 2. 28. 2 . 9. 2 . 6. 1 . 11. 1 . 28. 1 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 . 25. 2. 25. 1 . 24. 1 . 18. 2. 21. 2. 22. 1 40 . 16. 2. 15. 2. 17. 1 . 15. 1 . 12. 1 . 23. 1 . 16. 1 . 13. 2. 12. 2 . 9. 1 . 24. 2. 27. 1 . 13. 1 . 10. 2 . 6. 2 . 30. 1. 29. 1 . 10. 1 . 20. 1. 21. 1. 19. 2. 19. 1 . 18. 1
Integrated Circuit Technology And Field Programmable Gate Arrays (FPGAs) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 41
Integrated Circuit Technology Full-custom Design – Complementary Metal Oxide Semiconductor (CMOS) Semi-custom ASIC Design – Gate array – Standard cell Programmable Logic Device – Programmable Array Logic – Field Programmable Gate Arrays Processors – Network Processors – General Purpose Processors Net. FPGA Cambridge Spring School 15 -19 Mar 2010 42
Look-Up Tables A B C D Z Combinatorial logic is stored in Look-Up Tables (LUTs) 0 0 0 – Also called Function Generators (FGs) – Capacity is limited only by number of inputs, not complexity – Delay through the LUT is constant 0 0 0 1 1 1 0 0 1 0 1 1. C D . 1 1 0 0 0 Combinatorial Logic A B . 1 1 0 1 1 1 0 0 Z 1 1 1 Diagram From: Xilinx, Inc Net. FPGA Cambridge Spring School 15 -19 Mar 2010 43
Xilinx CLB (Configurable Logic Blocks) Structure Each slice has four outputs – Two registered outputs, two non-registered outputs – Two BUFTs (tristate buffers) associated with each CLB, accessible by all 16 CLB outputs Carry logic run vertically – Signals run upward Slice 0 LUT PRE D Q CE Carry CLR LUT D PRE Q CE Carry CLR – Two independent carry chains per CLB Diagram From: Xilinx, Inc. Net. FPGA Cambridge Spring School 15 -19 Mar 2010 44
Field Programmable Gate Arrays CLB – Primitive element of FPGA Routing Module – Global routing – Local interconnect Macro Blocks – Block Memories – Microprocessor I/O Block Net. FPGA Cambridge Spring School 15 -19 Mar 2010 45
Net. FPGA Block Diagram Net. FPGA platform 1 GE PHY 3 Gb SATA Control, PCI Interface Linux OS - Net. FPGA Kernel driver User-defined software networking applications Net. FPGA Cambridge Spring School 15 -19 Mar 2010 46 Board-Board Interconnect 1 GE PHY Your hardware specified in Verilog source code connected to components of the Reference Router circuits and cores. FIFO packet buffers Host computer 64 MB 18 Mb DDR 2 18 Mb SRAM SDRAM SRAM 1 GE PHY 1 GE 1 GE MAC MAC 1 GE PHY Four Gigabit Ethernet Interfaces V 2 -Pro 50 FPGA w/ infrastructure
Details of the Net. FPGA • Fits into standard PCI slot – Standard Bus: 32 bits, 33 MHz • Provides interfaces for processing network packets – 4 Gigabit Ethernet Ports • Allows hardware-accelerated processing – Implemented with Field Programmable Gate Array (FPGA) Logic Net. FPGA Cambridge Spring School 15 -19 Mar 2010 47
Introduction to the Verilog Hardware Description Language Net. FPGA Cambridge Spring School 15 -19 Mar 2010 48
Hardware Description Languages • Concurrent – By default, Verilog statements evaluated concurrently • Express fine grain parallelism – Allows gate-level parallelism • Provides Precise Description – Eliminates ambiguity about operation • Synthesizable – Generates hardware from description Net. FPGA Cambridge Spring School 15 -19 Mar 2010 49
![Verilog Data Types reg [7: 0] A; // 8 -bit register, MSB to LSB](https://present5.com/presentation/e00dbfa46b22baf985ce853d266c473e/image-50.jpg "Verilog Data Types reg [7: 0] A; // 8 -bit register, MSB to LSB")
Verilog Data Types reg [7: 0] A; // 8 -bit register, MSB to LSB // (Preferred bit order for Net. FPGA) reg [0: 15] B; // 16 -bit register, LSB to MSB B = {A[7: 0], A[0: 7]}; // Assignment of bits reg [31: 0] Mem [0: 1023]; // 1 K Word Memory integer Count; // simple signed 32 -bit integer K[1: 64]; // an array of 64 integers time Start, Stop; // Two 64 -bit time variables From: CSCI 320 Computer Architecture Handbook on Verilog HDL, by Dr. Daniel C. Hyde : http: //eesun. free. fr/DOC/VERILOG/verilog-manual. html Net. FPGA Cambridge Spring School 15 -19 Mar 2010 50
Signal Multiplexers Two input multiplexer (using if / else) reg y; always @* if (select) y = a; else y = b; Two input multiplexer (using ternary operator ? : ) wire t = (select ? a : b); From: http: //eesun. free. fr/DOC/VERILOG/synvlg. html Net. FPGA Cambridge Spring School 15 -19 Mar 2010 51
Larger Multiplexers Three input multiplexer reg s; always @* begin case (select 2) 2'b 00: s = a; 2'b 01: s = b; default: s = c; endcase end Net. FPGA Cambridge Spring School 15 -19 Mar 2010 52
Synchronous Storage Elements • Values change at times governed by clock – Clock • Input to circuit Din D Q Dout Clock 1 Clock Transition 0 t=1 time t=2 – Clock Event • Example: Rising edge Din B t=0 – Flip/Flop • Transfers value from Din to Dout on clock event A Dout Clock Transition S 0 A t=0 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 C 53 B
Finite State Machines Net. FPGA Cambridge Spring School 15 -19 Mar 2010 54
Synthesizable Verilog: Delay Flip/Flops D-type flip flop reg q; always @ (posedge clk) q <= d; D type flip flop with data enable reg q; always @ (posedge clk) if (enable) q <= d; From: http: //eesun. free. fr/DOC/VERILOG/synvlg. html Net. FPGA Cambridge Spring School 15 -19 Mar 2010 55
Exercise 1 Build the Reference Router Net. FPGA Cambridge Spring School 15 -19 Mar 2010 56
1 se ci er Ex Reference Router Pipeline MA • Five stages C Rx – Input Q – Input arbitration – Routing decision and packet modification – Output queuing – Output • Packet-based module interface • Pluggable design MA C Tx. Q CP U Rx Q MA C Rx Q CP U Tx. Q MA C Tx. Q CP U Tx. Q Input Arbiter Output Port Lookup Output Queues CP U Tx. Q MA C Tx. Q Net. FPGA Cambridge Spring School 15 -19 Mar 2010 CP U Tx. Q MA C Tx. Q 57
1 se Ex er ci Make your own router Objectives: – Learn how to build hardware – Run the software – Explore router architecture Execution – – – Start synthesis Rerun the GUI with the new hardware Test connectivity and statistics with pings Explore pipeline in the details page Explore detailed statistics in the details page Net. FPGA Cambridge Spring School 15 -19 Mar 2010 58
1 se ci er Ex Step 1 - Build the Hardware Close all windows Start terminal, cd to “NF 2/projects/tutorial_router/synth” Run “make clean” Start synthesis with “make” Net. FPGA Cambridge Spring School 15 -19 Mar 2010 59
First Break (while hardware compiles) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 60
1 se ci er Ex Step 2 - Run Homemade Router cd to “NF 2/projects/tutorial_router/sw” To use the just-built router hardware, type: . /tut_router_gui. pl --use_bin. . /bitfiles/tutorial_router. bit To stream video, run: . /mp 192. 168. X. Y where X. Y = 25. 1 or 19. 1 or 7. 1 (or other server as listed on Demo 1 handout) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 61
1 se ci er Ex Step 4 - Connectivity and Statistics Ping any addresses 192. 168. x. y where x is from 1 -20 and y is 1 or 2 Open the statistics tab in the Quickstart window to see some statistics Explore more statistics in modules under the details tab Net. FPGA Cambridge Spring School 15 -19 Mar 2010 62
1 se ci er Ex Step 5 - Explore Router Architecture Click the Details tab of the Quickstart window This is the reference router pipeline – a canonical, simple-to-understand, modular router pipeline Net. FPGA Cambridge Spring School 15 -19 Mar 2010 63
1 se ci er Ex Step 6 - Explore Output Queues Click on the Output Queues module in the Details tab The page gives configuration details …and statistics Net. FPGA Cambridge Spring School 15 -19 Mar 2010 64
Understanding Buffer Size Requirements in a Router Net. FPGA Cambridge Spring School 15 -19 Mar 2010 65
Buffer Requirements in a Router Buffer size matters: – Small queues reduce delay – Large buffers are expensive Theoretical tools predict requirements – Queuing theory – Large deviation theory – Mean field theory Yet, there is no direct answer – Flows have a closed-loop nature – Question arises on whether focus should be on equilibrium state or transient state Net. FPGA Cambridge Spring School 15 -19 Mar 2010 66
Rule-of-thumb Source Router C Destination 2 T • Universally applied rule-of-thumb: – A router needs a buffer size: – 2 T is the two-way propagation delay (or just 250 ms) – C is capacity of bottleneck link • Context – Mandated in backbone and edge routers – Appears in RFPs and IETF architectural guidelines – Already known by inventors of TCP • [Van Jacobson, 1988] – Has major consequences for router design Net. FPGA Cambridge Spring School 15 -19 Mar 2010 67
The Story So Far # packets at 10 Gb/s 1, 000 20 10, 000 (1) Assume: Large number of desynchronized flows; 100% utilization (2) Assume: Large number of desynchronized flows; <100% utilization Net. FPGA Cambridge Spring School 15 -19 Mar 2010 68
Using Net. FPGA to explore buffer size • Need to reduce buffer size and measure occupancy • Alas, not possible in commercial routers • So, we will use the Net. FPGA instead Objective: – Use the Net. FPGA to understand how large a buffer we need for a single TCP flow. Net. FPGA Cambridge Spring School 15 -19 Mar 2010 69
Why 2 Tx. C for a single TCP Flow? Only W packets may be outstanding Rule for adjusting W – If an ACK is received: W ← W+1/W – If a packet is lost: W ← W/2 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 70
Time Evolution of a Single TCP Flow Time evolution of a single TCP flow through a router. Buffer is 2 T*C Time evolution of a single TCP flow through a router. Buffer is < 2 T*C Net. FPGA Cambridge Spring School 15 -19 Mar 2010 71
Net. FPGA Hardware Set for Demo #2 … PCI-e Video Server GE GE Net-FPGA GE CPU x 2 Video Client NIC Internet Router Hardware NIC Server delivers streaming HD video to adjacent client GE GE GE CPU x 2 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 72
Demo 2 Observing and Controlling the Queue Size Net. FPGA Cambridge Spring School 15 -19 Mar 2010 73
2 o m De Setup for the Demo 2 Adjacent Web & Video Server nf 2 c 1 Local Host nf 2 c 2 eth 1 Net. FPGA Router Net. FPGA Cambridge Spring School 15 -19 Mar 2010 74 eth 2
De m o 2 Interfaces and Subnets • • eth 1 connects your host to your Net. FPGA Router nf 2 c 2 routes to nf 2 c 1 (your adjacent server) eth 2 serves web and video traffic to your neighbor nf 2 c 0 & nf 2 c 3 (the network ring) are unused. 2. 1 . 5. 1 . 8. 1 . 4. 1. 1. 2 . 1. 1 . 4. 2 . 10. 1 . 5. 2 . 13. 1 . 10. 2 . 7. 2 . 2. 2 . 11. 1 . 7. 1. 8. 2 . 13. 2. 11. 2. 14. 2 . 29. 1 . 29. 2. 14. 1 . 26. 2. 28. 1 . 25. 2 . 17. 2. 19. 2 . 22. 2 . 25. 1. 26. 1 . 20. 2 . 23. 2. 22. 1. 23. 1 . 16. 2. 16. 1 . 19. 1. 20. 1 . 17. 1 This configuration allows you to modify and test your router without affecting others Net. FPGA Cambridge Spring School 15 -19 Mar 2010 75
De m o 2 Cable Configuration for Demo 2 • Net. FPGA Gigabit Ethernet Interfaces – nf 2 c 2 : Local host interface (red) – nf 2 c 1 : Router for adjacent server (blue) • Host Ethernet Interfaces – eth 1 : Local host interface (red) – eth 2 : Server for neighbor (blue) nf 2 c 3 1 2 2 1 0 eth nf 2 c 3 1 2 2 1 0 eth Net. FPGA Cambridge Spring School 15 -19 Mar 2010 nf 2 c 3 1 2 2 1 0 eth 76 nf 2 c 3 1 2 2 1 0 eth
Demo 2 Configuration Key: Eth 1: 192. 168. X. 1 Eth 2: 192. 168. Y. 1 Stream traffic through your Net. FPGA router’s Eth 1 interface using your neighbor’s eth 2 interface Net. FPGA Router # 6 7 8 9 0 19. 1 17. 1 22. 1 20. 1 25. 1 23. 1 28. 1 26. 1 1. 1 29. 1 14. 1 16. 1 11. 1 13. 1 8. 1 10. 1 5. 1 7. 1 2. 1 4. 1 5 4 3 2 1 Eth 2 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 77 Eth 2 Eth 1
2 De m o Enhanced Router Objectives – Observe router with new modules – New modules: rate limiting, event capture Execution – – – Run event capture router Look at routing tables Explore details pane Start tcp transfer, look at queue occupancy Change rate, look at queue occupancy Net. FPGA Cambridge Spring School 15 -19 Mar 2010 78
2 o m De Step 1 - Run Pre-made Enhanced Router Start terminal and cd to “NF 2/projects/tutorial_router/sw/” Type “. /tut_adv_router_gui. pl” A familiar GUI should start Net. FPGA Cambridge Spring School 15 -19 Mar 2010 79
2 o m De Step 2 - Explore Enhanced Router Click on the Details tab A similar pipeline to the one seen previously shown with some additions Net. FPGA Cambridge Spring School 15 -19 Mar 2010 80
2 o m De Enhanced Router Pipeline Two modules added 1. Event Capture to capture output queue events (writes, reads, drops) MA C Rx Q CP U Rx Q CP U Tx. Q MA C Tx. Q CP U Tx. Q Input Arbiter Output Port Lookup Event Capture 2. Rate Limiter to create a bottleneck Output Queues MA C Tx. Q CP U Tx. Q Rate Limiter MA C Tx. Q Net. FPGA Cambridge Spring School 15 -19 Mar 2010 CP U Tx. Q 81 MA C Tx. Q
2 o m De Step 3 - Decrease the Link Rate To create bottleneck and show the TCP “sawtooth, ” link-rate is decreased. In the Details tab, click the “Rate Limit” module Check Enabled Set link rate to 1. 953 Mbps Net. FPGA Cambridge Spring School 15 -19 Mar 2010 82
2 o m De Step 4 – Decrease Queue Size Go back to the Details panel and click on “Output Queues” Select the “Output Queue 2” tab Change the output queue size in packets slider to 16 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 83
2 o m De Step 5 - Start Event Capture Click on the Event Capture module under the Details tab This should start the configuration page Net. FPGA Cambridge Spring School 15 -19 Mar 2010 84
2 o m De Step 6 - Configure Event Capture Check Send to local host to receive events on the local host Check Monitor Queue 2 to monitor output queue of MAC port 1 Check Enable Capture to start event capture Net. FPGA Cambridge Spring School 15 -19 Mar 2010 85
2 o m De Step 7 - Start TCP Transfer We will use iperf to run a large TCP transfer and look at queue evolution Start a terminal and cd to “NF 2/projects/tutorial_router/sw” Type “. /iperf. sh” Net. FPGA Cambridge Spring School 15 -19 Mar 2010 86
2 o m De Step 8 - Look at Event Capture Results Click on the Event Capture module under the Details tab. The sawtooth pattern should now be visible. Net. FPGA Cambridge Spring School 15 -19 Mar 2010 87
Queue Occupancy Charts Observe the TCP/IP sawtooth Leave the control windows open Net. FPGA Cambridge Spring School 15 -19 Mar 2010 88
Exercise 2: Enhancing the Reference Router Net. FPGA Cambridge Spring School 15 -19 Mar 2010 89
2 se Ex er ci Enhance Your Router Objectives – Add new modules to datapath – Synthesize and test router Execution – Open user_datapath. v, uncomment delay/rate/event capture modules – Synthesize – After synthesis, test the new system Net. FPGA Cambridge Spring School 15 -19 Mar 2010 90
An aside: emacs Tips We will modify Verilog source code with emacs – To undo a command, type • ctrl+shift+'-' – To cancel a multi-keystroke command, type • ctrl+g – To select lines, • hold shift and press the arrow keys – To comment (remove from compilation) selected lines, type • ctrl+c+c – To uncomment a commented block, • move the cursor inside the commented block • type ctrl+c+u – To save, type • ctrl+x+s – To search for a term, type • ctrl+s search_pattern Net. FPGA Cambridge Spring School 15 -19 Mar 2010 91
2 se ci er Ex Step 1 - Open the Source We will modify the Verilog source code to add event capture and rate limiter modules We will simply comment and uncomment existing code Open terminal Type emacs NF 2/projects/tutorial_router/src/user_data_path. v Net. FPGA Cambridge Spring School 15 -19 Mar 2010 92
2 se ci er Ex Step 2 - Add Wires Now we need to add wires to connect the new modules Search for “new wires” (ctrl+s new wires), then press Enter Uncomment the wires (ctrl+c+u) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 93
2 se ci er Ex Step 3 a - Connect Event Capture Search for opl_output (ctrl+s opl_output), then press Enter Comment the four lines above (up, shift + up, ctrl+c+c) Uncomment the block below to connect the outputs (ctrl+s opl_out, ctrl+c+u) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 94
2 se Ex er ci Step 3 b - Connect the Output Queue Registers Search for opl_output (ctrl+s opl_output, Enter) Comment the 6 lines (select the six lines by using shift+arrow keys, then type ctrl+c+c) Uncomment the commented block by scrolling down into the block and typing ctrl+c+u Net. FPGA Cambridge Spring School 15 -19 Mar 2010 95
2 se ci Ex er Step 4 - Add the Event Capture Module Search for evt_capture_top (ctrl+s evt_capture_top), then press Enter Uncomment the block (ctrl+c+u) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 96
2 se ci Ex er Step 5 - Add the Drop Nth Module Search for drop_nth_packet (ctrl+s drop_nth_packet), then press Enter Uncomment the block (ctrl+c+u) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 97
2 se ci er Ex Step 6 - Connect the Output Queue to the Rate Limiter Search for port_outputs (ctrl+s port_outputs), then press (Enter) Comment the 4 lines above (select the four lines by using shift+arrow keys), then type (ctrl+c+c) Uncomment the commented block by scrolling down into the block and typing ctrl+c+u Net. FPGA Cambridge Spring School 15 -19 Mar 2010 98
2 se ci er Ex Step 7 - Connect the Registers Search for port_outputs (ctrl+s port_outputs), then press (Enter) Comment the 6 lines (select the six lines by using shift+arrow keys), then type (ctrl+c+c) six Uncomment the commented block by scrolling down into the block and typing (ctrl+c+u) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 99
2 se ci er Ex Step 8 - Add Rate Limiter Scroll down until you reach the next “excluded” block Uncomment the block containing the rate limiter instantiations. Scroll into the block, type (ctrl+c+u) Save (ctrl+x+s) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 100
2 se ci er Ex Step 9 - Build the Hardware Start terminal, cd to “NF 2/projects/tutorial_router/synth” Run “make clean” Start synthesis with “make” Net. FPGA Cambridge Spring School 15 -19 Mar 2010 101
Second Break (while hardware compiles) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 102
Hardware Datapath Net. FPGA Cambridge Spring School 15 -19 Mar 2010 103
Full System Components Software SCONE nf 2 c 0 PCI Bus Net. FPGA Java GUI PW-OSPF nf 2 c 1 Driver nf 2 c 2 nf 2 c 3 ioctl DMA Registers CP CP U CP Rx U U Tx. Q Rx Q QTx. Q QQ user data path nf 2_reg_grp MA MA MA C C Rx CTx. Q Rx Q Tx. Q Q Q Ethernet Net. FPGA Cambridge Spring School 15 -19 Mar 2010 104
Life of a Packet through the Hardware 192. 168. 1. x port 0 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 port 2 105 192. 168. 2. y
Router Stages Again MA C Rx Q CP U Rx Q CP U Tx. Q MA C Tx. Q CP U Tx. Q Input Arbiter Output Port Lookup Output Queues MA C Tx. Q CP U Tx. Q MA C Tx. Q Net. FPGA Cambridge Spring School 15 -19 Mar 2010 106
Inter-Module Communication Using “Module Headers”: Ctrl Word (8 bits) Data Word (64 bits) x Module Hdr … … y Last Module Hdr 0 Eth Hdr 0 IP Hdr 0 0 x 10 … Last word of packet Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Contain information such as packet length, input port, output port, … 107
Inter-Module Communication data Module i ctrl wr Module i+1 rdy Net. FPGA Cambridge Spring School 15 -19 Mar 2010 108
MAC Rx Queue Net. FPGA Cambridge Spring School 15 -19 Mar 2010 109
Rx Queue 0 xff 0 0 0 Pkt length, input port = 0 Eth Hdr: Dst MAC = port 0, Ethertype = IP IP Hdr: IP Dst: 192. 168. 2. 3, TTL: 64, Csum: 0 x 3 ab 4 Rx Queue Data Net. FPGA Cambridge Spring School 15 -19 Mar 2010 110
Input Arbiter Rx Q 7 Pkt … Rx Q 1 Input Arbiter Pkt Rx Q 0 Pkt Net. FPGA Cambridge Spring School 15 -19 Mar 2010 111
Output Port Lookup Net. FPGA Cambridge Spring School 15 -19 Mar 2010 112
Output Port Lookup 5 - Add output port header 1 - Check input port matches Dst MAC 2 - Check TTL, checksum 0 xff 3 - Lookup next hop IP & output port (LPM) 0 4 - Lookup next hop MAC address (ARP) 0 0 Pkt length, input port = 0 output port = 4 Output Port Lookup Eth. Hdr: MAC = next. Hop Eth. Hdr: Dst MAC = 0 Src MAC = x, Src MAC = port 4, Ethertype = IP IP Hdr: IP Dst: 192. 168. 2. 3, TTL: 64, Csum: 0 x 3 ab 4 63, Csum: 0 x 3 ac 2 Data Net. FPGA Cambridge Spring School 15 -19 Mar 2010 113 6 - Modify MAC Dst and Src addresses 7 -Decrement TTL and update checksum
Output Queues OQ 0 Output Queues OQ 4 OQ 7 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 114
MAC Tx Queue Net. FPGA Cambridge Spring School 15 -19 Mar 2010 115
MAC Tx Queue Pkt length, 0 xff input port = 0 output port = 4 Eth. Hdr: Dst MAC = next. Hop 0 Src MAC = port 4, Ethertype = IP IP Hdr: 0 IP Dst: 192. 168. 2. 3, TTL: 64, Csum: 0 x 3 ab 4 63, Csum: 0 x 3 ac 2 MAC Tx Queue 0 Data Net. FPGA Cambridge Spring School 15 -19 Mar 2010 116
Exception Packet • Example: TTL = 0 or TTL = 1 • Packet has to be sent to the CPU which will generate an ICMP packet as a response • Difference starts at the Output Port lookup stage Net. FPGA Cambridge Spring School 15 -19 Mar 2010 117
Exception Packet Path Software SCONE nf 2 c 0 PCI Bus Net. FPGA PW-OSPF nf 2 c 1 Java GUI Driver nf 2 c 2 nf 2 c 3 ioctl DMA CP CP U U Rx Tx. Q Q MA MA C C Rx Tx. Q Q Registers CP CP U U Rx Rx Tx. Q Q Q user data path MA MA C C Rx Tx. Q Q Ethernet Net. FPGA Cambridge Spring School 15 -19 Mar 2010 118 nf 2_reg_grp MA MA C C Rx Tx. Q Q
Output Port Lookup 1 - Check input port matches Dst MAC 2 - Check TTL, checksum – EXCEPTION! 0 xff 0 3 - Add output port module 0 0 Pkt length, input port = 0 output port = 1 Eth. Hdr: Dst MAC = 0, Src MAC = x, Ethertype = IP IP Hdr: IP Dst: 192. 168. 2. 3, TTL: 1, Csum: 0 x 3 ab 4 Output Port Lookup Data Net. FPGA Cambridge Spring School 15 -19 Mar 2010 119
Output Queues OQ 0 OQ 1 Output Queues OQ 2 OQ 7 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 120
CPU Tx Queue Net. FPGA Cambridge Spring School 15 -19 Mar 2010 121
CPU Tx Queue 0 xff 0 0 0 Pkt length, input port = 0 output port = 1 Eth. Hdr: Dst MAC = 0, Src MAC = x, Ethertype = IP IP Hdr: IP Dst: 192. 168. 2. 3, TTL: 1, Csum: 0 x 3 ab 4 CPU Tx Queue Data Net. FPGA Cambridge Spring School 15 -19 Mar 2010 122
ICMP Packet • For the ICMP packet, the packet arrives at the CPU Rx Queue from the PCI Bus • It follows the same path as a packet from the MAC until it reaches the Output Port Lookup • The OPL module sees the packet is from the CPU Rx Queue 1 and sets the output port directly to 0 • The packet then continues on the same path as the non-exception packet to the Output Queues and then MAC Tx queue 0 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 123
ICMP Packet Path Software SCONE nf 2 c 0 PCI Bus Net. FPGA Java GUI PW-OSPF nf 2 c 1 Driver nf 2 c 2 nf 2 c 3 ioctl DMA CP CP U U Rx Tx. Q Q MA MA C C Rx Tx. Q Q Registers CP CP U U Rx Rx Tx. Q Q Q user data path MA MA C C Rx Tx. Q Q Ethernet Net. FPGA Cambridge Spring School 15 -19 Mar 2010 124 nf 2_reg_grp MA MA C C Rx Tx. Q Q
Net. FPGA-Host Interaction • Linux driver interfaces with hardware – Packet interface via standard Linux network stack – Register reads/writes via ioctl system call with wrapper functions: • read. Reg(nf 2 device *dev, int address, unsigned *rd_data); • write. Reg(nf 2 device *dev, int address, unsigned *wr_data); eg: read. Reg(&nf 2, OQ_NUM_PKTS_STORED_0, &val); Net. FPGA Cambridge Spring School 15 -19 Mar 2010 125
Net. FPGA-Host Interaction Net. FPGA to host packet transfer 1. Packet arrives – forwarding table sends to CPU queue PCI Bus 2. Interrupt notifies driver of packet arrival 3. Driver sets up and initiates DMA transfer Net. FPGA Cambridge Spring School 15 -19 Mar 2010 126
Net. FPGA-Host Interaction Net. FPGA to host packet transfer (cont. ) PCI Bus 4. Net. FPGA transfers packet via DMA 5. Interrupt signals completion of DMA 6. Driver passes packet to network stack Net. FPGA Cambridge Spring School 15 -19 Mar 2010 127
Net. FPGA-Host Interaction Host to Net. FPGA packet transfers PCI Bus 2. Driver sets up and initiates DMA transfer 3. Interrupt signals completion of DMA 1. Software sends packet via network sockets Packet delivered to driver Net. FPGA Cambridge Spring School 15 -19 Mar 2010 128
Net. FPGA-Host Interaction Register access PCI Bus 2. Driver performs PCI memory read/write 1. Software makes ioctl call on network socket ioctl passed to driver Net. FPGA Cambridge Spring School 15 -19 Mar 2010 129
Net. FPGA-Host Interaction • Packet transfers shown using DMA interface • Alternative: use programmed IO to transfer packets via register reads/writes – slower but eliminates the need to deal with network sockets Net. FPGA Cambridge Spring School 15 -19 Mar 2010 130
2 se ci er Ex Step 10 – Perfect the Router Go back to “Demo 2: Step 1” after synthesis completes and redo the steps with your own router To run your router: 1 - cd NF 2/projects/tutorial_router/sw 2 - type “. /tut_adv_router_gui. pl --use_bin. . /bitfiles/tutorial_router. bit” You can change the bandwidth and queue size settings to see how that affects the evolution of queue occupancy Net. FPGA Cambridge Spring School 15 -19 Mar 2010 131
3 se Ex er ci Drop 1 in N Packets Objectives – Add counter and FSM to the code – Synthesize and test router Execution – Open drop_nth_packet. v – Insert counter code – Synthesize – After synthesis, test the new system. Net. FPGA Cambridge Spring School 15 -19 Mar 2010 132
3 se ci er Ex New Reference Router Pipeline One module added 1. Drop Nth Packet to drop every Nth packet from the reference router pipeline MA C Rx Q CP U Rx Q CP U Tx. Q MA C Tx. Q CP U Tx. Q Input Arbiter Output Port Lookup Event Capture Drop Nth Packet Output Queues MA C Tx. Q CP U Tx. Q Rate Limiter MA C Tx. Q Net. FPGA Cambridge Spring School 15 -19 Mar 2010 CP U Tx. Q 133 MA C Tx. Q
3 se ci er Ex Step 1 - Open the Source We will modify the Verilog source code to add a counter to the drop_nth_packet module Open terminal Type “emacs NF 2/projects/tutorial_router/src/drop_nth_packet. v Net. FPGA Cambridge Spring School 15 -19 Mar 2010 134
3 se ci er Ex Step 2 - Add Counter to Module Add counter using the following signals: • • • counter – 16 bit output signal that you should increment on each packet pulse rst_counter – reset signal (a pulse input) inc_counter – increment (a pulse input) Search for insert counter (ctrl+s insert counter, Enter) Insert counter and save (ctrl+x+s) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 135
3 se ci er Ex Step 3 - Build the Hardware Start terminal, cd to “NF 2/projects/ tutorial_router/synth” Run “make clean” Start synthesis with “make” Net. FPGA Cambridge Spring School 15 -19 Mar 2010 136
Using the Net. FPGA in the Classroom Net. FPGA Cambridge Spring School 15 -19 Mar 2010 137
Net. FPGA in the Classroom • Stanford University • EE 109 “Build an Ethernet Switch” Undergraduate course for all EE students http: //www. stanford. edu/class/ee 109/ • CS 344 “Building an Internet Router” (since ‘ 05) Quarter-long course targeted at graduates http: //cs 344. stanford. edu • Rice University • Network Systems Architecture (since ‘ 08) http: //comp 519. cs. rice. edu/ • Cambridge University • Build an Internet Router (since ‘ 09) Quarter-long course targeted at graduates http: //www. cl. cam. ac. uk/teaching/0910/P 33/ • University of Wisconsin • CS 838 “Rethinking the Internet Architecture” http: //pages. cs. wisc. edu/~akella/CS 838/F 09/ See: http: //netfpga. org/teachers. html Net. FPGA Cambridge Spring School 15 -19 Mar 2010 138
Components of Net. FPGA Course • Documentation – System Design – Implementation Plan • Deliverables – Hardware Circuits – System Software – Milestones • Testing – Proof of Correctness – Integrated Testing – Interoperabilty • Post Mortem – Lessons Learned Net. FPGA Cambridge Spring School 15 -19 Mar 2010 139
Net. FPGA in the Classroom • Stanford CS 344: “Build an Internet Router” – Courseware available on-line – Students work in teams of three • 1 -2 software • 1 -2 hardware – Design and implement router in 8 weeks – Write software for CLI and PW-OSPF – Show interoperability with other groups – Add new features in remaining two weeks • Firewall, NAT, DRR, Packet capture, Data generator, … Net. FPGA Cambridge Spring School 15 -19 Mar 2010 140
1 CS 344 Milestones 2 3 4 5 Build basic router Command Line. Routing Protocol Integrate with H/W Interoperability Interface (PWOSPF) 6 Final Project Management & CLI Exception Processing Routing Protocols Routing Table Emulated h/w in VNS Management & CLI Routing Exception Protocols Processing Routing Table Emulated h/w in VNS Management & CLI Exception Processing software hardware • Innovate and add! • Presentations • Judges Routing Protocols Routing Table Forwarding Switching Table Learning Environment Modular design Testing Forwarding Switching Table 4 -port non-learning 4 -port learning IPv 4 router Integrate with S/W switch forwarding path Net. FPGA Cambridge Spring School 15 -19 Mar 2010 Interoperability 141
Typical Net. FPGA Course Plan Week Software Hardware 1 Verify Software Tools 2 Build Software Router Build Non-Learning Switch Run Software Router 3 Cmd. Line Interface Build Learning Switch Run Basic Switch 4 Router Protocols Output Queues Run Learning Switch 5 Implement Protocol Forwarding Path Interface SW & HW 6 Control Hardware Registers HW/SW Test Verify CAD Tools Deliver Write Design Document 7 Interoperate Software & Hardware Router Submission 8 Plan New Advanced Feature Project Design Plan 9 Show new Advanced Feature Demonstration Net. FPGA Cambridge Spring School 15 -19 Mar 2010 142
Presentations Stanford CS 344 http: //cs 344. stanford. edu Cambridge P 33 http: //www. cl. cam. ac. uk/teaching/0910/P 33/ Net. FPGA Cambridge Spring School 15 -19 Mar 2010 143
Photos from Net. FPGA Tutorials SIGCOMM - Seattle, Washington, USA Beijing, China SIGMETRICS - San Diego, California, USA Euro. Sys - Glasgow, Scotland, U. K. Bangalore, India http: //netfpga. org/pastevents. php and http: //netfpga. org/upcomingevents. php Net. FPGA Cambridge Spring School 15 -19 Mar 2010 144
Deployed Net. FPGA hardware (July 2008) § § § § § § § Cambridge University § Rice University § Georgia Tech § Washington University § University of Utah § University of Toronto § University of Wisconsin § University of Connecticut § University of California, San Diego (UCSD) § University of California, Los Angeles (UCLA) § University of Idaho § University of Massachusetts (UMass) § University of Pennsylvania (UPenn) § North Carolina State University § Lehigh University § State University of New York (SUNY), Buffalo § State University of New York (SUNY), Binghamton§ University of Florida § Rutgers § Western New England College § Emerson Network Power § ICSI § Agilent § Cisco § Quanta Computer, Inc. § Zones Inc. § Princeton University India Institute of Science (IISc), Bangalore Ecole Polytechnique de Montreal Beijing Jaiotong University China Zhejiang University National Taiwan University of New South Wales University of Hong Kong University of Sydney University of Bologna University of Naples University of Pisa, Italy University of Quebec University of Jinan University of Amsterdam University of Waterloo University of Victoria Chung Yuan Christan University, Taiwan (CYCU) Universite de Technologie de Compiegne (UTC) Catholic University of Rio De Janeiro University Leiden (The Netherlands) National United University Kookman University (South Korea) Kasetsart University (Thailand) Helsinki Institute for Information Technology (HIIT) CESNET Net. FPGA Cambridge Spring School 15 -19 Mar 2010 145
Networked FPGAs in Research 1. Managed flow-table switch • http: //Open. Flow. Switch. org/ • Reduce buffer size & measure buffer occupancy • • New module for parsing and overwriting new packet New software to calculate explicit rates • • • TCP/IP Flow Reconstruction Regular Expression Matching Bloom Filters • Network Shunt • Synchronization among Routers 2. Buffer Sizing 3. RCP: Congestion Control 4. Deep Packet Inspection (FPX) 5. Packet Monitoring (ICSI) 6. Precise Time Protocol (PTP) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 146
Third Break (while hardware compiles) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 147
3 se ci er Ex Step 5 – Test your Router You can watch the number of received and sent packets to watch the module drop every Nth packet. Ping a local machine (i. e. 192. 168. 7. 1) and watch for missing pings To run your router: 1 - Enter the directory by typing: cd NF 2/projects/tutorial_router/sw 2 - Run the router by typing: . /tut_adv_router_gui. pl --use_bin. . /bitfiles/tutorial_router. bit To set the value of N (which packet to drop) type regwrite 0 x 2000704 N – replace N with a number (such as 100) To enable packet dropping, type: regwrite 0 x 2000700 0 x 1 To disable packet dropping, type: regwrite 0 x 2000700 0 x 0 Net. FPGA Cambridge Spring School 15 -19 Mar 2010 148
3 se ci er Ex Step 5 – Measurements • Determine iperf TCP throughput to neighbor’s server for each of several values of N – Similar to Demo 2, Step 8 – Ping 192. 168. x. 2 (where x is your neighbor’s server) – TCP throughput with: • Drop circuit disabled – TCP Throughput = ____ Mbps • Drop one in N = 1, 000 packets – TCP Throughput = ________ Mbps • Drop one in N = 10 packets – TCP Throughput = ____ Mbps • Explain why TCPs throughput is so low given that only a tiny fraction of packets are lost Net. FPGA Cambridge Spring School 15 -19 Mar 2010 149
Visit http: //Net. FPGA. org Net. FPGA Cambridge Spring School 15 -19 Mar 2010 150
Join the Net. FPGA. org Community • Log into the Wiki • Access the Beta code • Join the netfpga-beta mailing list • Join the discussion forum Net. FPGA Cambridge Spring School 15 -19 Mar 2010 151
Learn from the On-line Guide • Obtain hardware, software, & gateware • Install software, CAD tools, & simulation models • Verify installation using regression selftests • Walk through the reference designs • Learn about contributed packages Net. FPGA Cambridge Spring School 15 -19 Mar 2010 152
Contribute to the Project • Search for related work • List your project on the Wiki • Link your project homepage Net. FPGA Cambridge Spring School 15 -19 Mar 2010 153
(Early) Project Ideas for the Net. FPGA • • • • IPv 6 Router (in high demand) TCP Traffic Generator Valiant Load Balancing Graphical User Interface (like CLACK) MAC-in-MAC Encapsulation Encryption / Decryption modules RCP Transport Protocol Packet Filtering ( Firewall, IDS, IDP ) TCP Offload Engine DRAM Packet Queues 8 -Port Switch using SATA Bridge Build our own MAC (from source, rather than core) Use XML for Register Definitions http: //netfpga. org/foswiki/bin/view/Net. FPGA/One. Gig/Module. Wishlist Net. FPGA Cambridge Spring School 15 -19 Mar 2010 154
Net. FPGA Project - Going Forward Net. FPGA Cambridge Spring School 15 -19 Mar 2010 155
The 2010 v 2. 0 Code Release • Modular Registers – Simplifies integration of multiple modules • Many users control Net. FPGAs from software – Register set joined together at build time • Project specifies registers in XML list • Packet Buffering in DRAM – Supports Deep buffering • Single 64 MByte queue in DDR 2 memory • Programmable Packet Encapsulation – Packet-in-packet encapsulation • Enables tunnels between Open. Flow. Switch nodes Net. FPGA Cambridge Spring School 15 -19 Mar 2010 156
Module Pipeline From: Methodology to Contribute Net. FPGA Modules, by G. Adam Covington, Glen Gibb, Jad Naous, John Lockwood, Nick Mc. Keown; IEEE Microelectronics System Education (MSE), June 2009. on : http: //netfpga. org/php/publications. php Net. FPGA Cambridge Spring School 15 -19 Mar 2010 157
Net. FPGA 10 G: (Coming in 3 rd Qtr 2010) Net. FPGA Cambridge Spring School 15 -19 Mar 2010 158
Going Forward • NSF Funding at Stanford – Supports program at Stanford for next 4 years • Workshops, Tutorials, Support • Academic Collaborations – Cambridge, NICTA, KOREN, ONL, … • Academic Tutorials • Developer Workshops • Industry Collaborations – Algo. Logic. Systems. com • • Designs algorithms in Logic Creates systems with open FPGA platforms Uses and contributes to open-source cores Provides customized training to industry Net. FPGA Cambridge Spring School 15 -19 Mar 2010 159
Conclusions • Net. FPGA Provides – Open-source, hardware-accelerated Packet Processing – Modular interfaces arranged in reference pipeline – Extensible platform for packet processing • Net. FPGA Reference Code Provides – Large library of core packet processing functions – Scripts and GUIs for simulation and system operation – Set of Projects for download from repository • The Net. FPGA Base Code – Well defined functionality defined by regression tests – Function of the projects documented in the Wiki Guide Net. FPGA Cambridge Spring School 15 -19 Mar 2010 160
Thoughts for (Prospective) Contributors • Build Modular components – Describe shared registers (as per 2. 0 release) – Consider how modules would be used in larger systems • Define functionality clearly – Through regression tests – With repeatable results • Disseminate projects – Post open-source code – Document projects on Web, Wiki, and Blog • Expand the community of developers – Answer questions in the Discussion Forum – Collaborate with your peers to build new applications Net. FPGA Cambridge Spring School 15 -19 Mar 2010 161
Group Discussion • Your plans for using the Net. FPGA – Teaching – Research – Other • Resources needed for your class – Source code – Courseware – Examples • Your plans to contribute – Expertise – Capabilities – Collaboration Opportunities Net. FPGA Cambridge Spring School 15 -19 Mar 2010 162
Скачать презентацию Net FPGA Cambridge Spring School Presented by
e00dbfa46b22baf985ce853d266c473e.ppt