CALICE CERC BE-FPGA Trigger Module Update Matthew Warren University College London 6 November 2003 Matthew Warren - Trigger Module Update - RAL
Progress BE FPGA Pin-outs - Got perl scripts to extract/compare pin-outs from netlists. - Produced quick spreadsheet FED/CERC/FED UCF pins. “Ser. IFace” - Robs byte feedback integrated and working - Robs Python scripts adapted and working - Packet based protocol drafted. - FPGA code for protocol works in simulation but still not quite working on dev-board. - Actual internal bus-interface not tested Became British! Put an offer in on a house in Cape Town (hence lack of progress) 6 November 2003 Matthew Warren - Trigger Module Update - RAL
Ser. IFace Protocol Interfaces RS 232 to an A 16 D 32 bus 7 bytes out, 5 bytes back ALWAYS. Out = cmd, addr 1, addr 0, data 3, data 2, data 1, data 0 reply = cmd*, data 3, data 2, data 1, data 0 Addr 0(1: 0) ignored due to 32 bit bus – we could shift the bits, but 64 k. B is overkill anyway. Provides means of addressing modules in the cmd byte: - Could be routed in BE-FPGA, or broadcast and only have the correct module reply. Will be coupled with a BE-FPGA trigger pass-through test (When? ) - Requires clock fan-out - Requires proper pin-out 6 November 2003 Matthew Warren - Trigger Module Update - RAL
Ser. IFace Command Byte cmd bits: 7 6 5 OP-CODE: • 000 Test • 001 Write • 010 Read • 011 Read 2 • 100 Status • 101 reserved • 110 reserved • 111 Trigger 4 CMD/REPLY 3 2 1 0 DESTINATION Reply = 0 x. A 110 ('allo!) Write Data 0 x. DEADD 0 D 0 0 x. EEEEAAAA DESTINATION: • 0 -7 = FE Modules • 8 = Trigger CMD/REPLY: • 0 = Command sent from controller • 1 = Reply to command (i. e. repliers change this bit) 6 November 2003 Matthew Warren - Trigger Module Update - RAL 4
Schedule Oct Nov Dec Jan 6 13 20 25 3 10 17 24 1 8 15 22 29 5 12 19 26 CALICE Trigger Interface Test System Trigger Pass-through Internal/Stand Alone Funcs Main Functions VME Access Header Data Testing ZEUS, ATLAS, Holiday 6 November 2003 Matthew Warren - Trigger Module Update - RAL 5
Скачать презентацию CALICE CERC BE-FPGA Trigger Module Update Matthew Warren
00e3e52c4ad0a79bc17c26fff44713cb.ppt