Скачать презентацию i Lab Final Presentation EE 496 May 4 Скачать презентацию i Lab Final Presentation EE 496 May 4

1c64ba40f1e44ffd7cfed966a5950eb2.ppt

  • Количество слайдов: 13

i. Lab Final Presentation EE 496 May 4, 2007 i. Lab Final Presentation EE 496 May 4, 2007

Members • Ka Hing Chan – Male – Age 21 • Nana Kim – Members • Ka Hing Chan – Male – Age 21 • Nana Kim – Female – Age 22 • Chong Quach – Female – Age 40

Overview of Project • Objective: to design an affordable and space efficient all-in-one laboratory Overview of Project • Objective: to design an affordable and space efficient all-in-one laboratory device. • Device will include: – – – Power Supply Function Generator Oscilloscope Spectrum Analyzer DMM

Initial Goals • Build Generator portion – Provide adjustable DC power ranging from -20 Initial Goals • Build Generator portion – Provide adjustable DC power ranging from -20 V to +20 V – Generate sine, square, triangle waves w/ adjustable frequency and amplitude (10 Vpp max) • Push buttons to adjust features to test accuracy and precision

Overall Design Overall Design

Decisions Made • Number of outputs – 5 DC outputs (2 fixed pos and Decisions Made • Number of outputs – 5 DC outputs (2 fixed pos and neg ports, 1 GND) – 2 Analog wave outputs • Direct Digital Synthesizer (AD 9833) vs. PSo. C • Transformer vs. DC-DC converter • Buy C Compiler vs. Free Assembly Code

Structure (Generator) USB SPI Positive USB Host/Client MAX 3421 E Analog Waveform DC DDS Structure (Generator) USB SPI Positive USB Host/Client MAX 3421 E Analog Waveform DC DDS (AD 9833) Positive PSo. C (CY 8 C 29 xxx) Negative DDS (AD 9833) Negative

Design Tools PCB Express PSo. C Designer Design Tools PCB Express PSo. C Designer

Current Status • Received all chips • Completed circuit design • Setup SPI in Current Status • Received all chips • Completed circuit design • Setup SPI in PSo. C Designer

Problems • • Time!!!!! Limited Resources PSo. C Assembly Language Lack of $$$$ – Problems • • Time!!!!! Limited Resources PSo. C Assembly Language Lack of $$$$ – C Compiler = empty wallet – PCB Boards = arm + leg – Error in PCB Boards = Incomplete Grade

To Do List • Re-order PCB boards • Test Chips • Design command procedure To Do List • Re-order PCB boards • Test Chips • Design command procedure and language

Future Improvements • More time in development stage – Explore options before committing • Future Improvements • More time in development stage – Explore options before committing • Better time management – Follow and commit to timeline • Use Design Notebook – Makes writing paper easier

Questions? Have a Great Summer!!!! Questions? Have a Great Summer!!!!